FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

ltssm: remove initial count, hack for hardware tests

Browse Source
This commit is contained in:
Florent Kermarrec 2019-10-10 17:16:35 +02:00
parent d1f3a347df
commit ea3ef66fe7
1 changed files with 2 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
usb3_pipe/ltssm.py
View File

@ -171,9 +171,6 @@ class PollingFSM(FSM):
# # #
count = Signal(32)
count_done = (count == int(10e3))
rx_tseq_seen = Signal()
rx_ts1_seen = Signal()
rx_ts2_seen = Signal()
@ -184,18 +181,13 @@ class PollingFSM(FSM):
# LFPS State -------------------------------------------------------------------------------
# Generate/Receive Polling LFPS, jump to RX-EQ when received from partner
self.act("LFPS",
If(~count_done,
NextValue(count, count + 1)
),
NextValue(rx_tseq_seen, 0),
NextValue(rx_ts1_seen, 0),
NextValue(rx_ts2_seen, 0),
serdes.rx_align.eq(1),
lfps_unit.tx_polling.eq(1),
If(count_done,
NextState("RX-EQ"),
)
)
# RxEQ State -------------------------------------------------------------------------------
# Generate/Receive TSEQ, jump to ACTIVE when TSEQ sent and received from partner
@ -204,6 +196,7 @@ class PollingFSM(FSM):
ts_unit.rx_enable.eq(1),
ts_unit.tx_enable.eq(1),
ts_unit.tx_tseq.eq(1),
lfps_unit.tx_polling.eq(1), # FIXME
NextValue(rx_tseq_seen, rx_tseq_seen | ts_unit.rx_tseq),
If(ts_unit.tx_done,
If(rx_tseq_seen,