FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

ltssm: add rx_ready/tx_ready signals

Browse Source
This commit is contained in:
Florent Kermarrec 2019-11-13 09:53:59 +01:00
parent 8955d24c7a
commit f47268bc45
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
usb3_pipe/ltssm.py
View File

@ -167,6 +167,8 @@ class PollingFSM(Module):
""" Polling Finite State Machine (section 7.5.4)"""
def __init__(self, serdes, lfps_unit, ts_unit, sys_clk_freq, with_timers=True):
self.idle = Signal()
self.rx_ready = Signal()
self.tx_ready = Signal()
self.exit_to_compliance = Signal()
self.exit_to_rx_detect = Signal()
@ -256,6 +258,7 @@ class PollingFSM(Module):
ts_unit.rx_enable.eq(1),
ts_unit.tx_enable.eq(1),
ts_unit.tx_ts2.eq(1),
self.rx_ready.eq(rx_ts2_seen),
NextValue(rx_ts2_seen, rx_ts2_seen | ts_unit.rx_ts2),
# Go to Idle when:
# - 8 consecutive TS2 ordered sets are received. (8 ensured by ts_unit)
@ -269,7 +272,9 @@ class PollingFSM(Module):
# Idle State (7.5.4.7) ---------------------------------------------------------------------
fsm.act("Polling.Idle",
self.idle.eq(1)
self.idle.eq(1),
self.rx_ready.eq(1),
self.tx_ready.eq(1),
)
# Exit to Compliance -----------------------------------------------------------------------