FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

serdes: fix typo

Browse Source
This commit is contained in:
Florent Kermarrec 2019-10-09 12:12:16 +02:00
parent eba5d552fb
commit f763c282ea
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
usb3_pipe/serdes.py
View File

@ -398,7 +398,7 @@ class A7USB3SerDes(Module):
rx_datapath = SerdesRXDatapath("rx")
rx_aligner = SerdesRXWordAligner()
rx_skip_remover = SerdesRXSkipRemover()
self.submodules += gtx, tx_datapath, rx_datapath, rx_aligner, rx_skip_remover
self.submodules += gtp, tx_datapath, rx_datapath, rx_aligner, rx_skip_remover
self.comb += [
gtp.tx_enable.eq(self.enable),
gtp.rx_enable.eq(self.enable),