FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity
152 Commits 1 Branch 0 Tags
Commit Graph

8 Commits

Author SHA1 Message Date
Florent Kermarrec
a5e5735f12 tools/test_analyzer: add more triggers 2019-10-10 18:24:19 +02:00
Florent Kermarrec
32030ed5fc tools/test_analyzer: use rising_edge triggers 2019-10-10 17:14:37 +02:00
Florent Kermarrec
c961ac706e kc705: remove scrambler/ idle trigger, add more signals to analyzer 2019-10-10 13:53:21 +02:00
Florent Kermarrec
8bef6fcbc6 rename phy to core and USB3PHY to USB3PIPE 2019-10-09 12:12:48 +02:00
Florent Kermarrec
6fe7a56b6b kc705: add idle handshake start trigger 2019-10-08 15:06:49 +02:00
Florent Kermarrec
68b726be80 tools/test_analyzer: add rx_tseq_first_word trigger 2019-10-08 12:13:06 +02:00
Florent Kermarrec
b138f0fc2e targets: set polarity and use a common analyzer 2019-10-08 11:29:39 +02:00
Florent Kermarrec
852bff671b move kc705/pcie_screamer, create tools directory 2019-10-07 16:12:31 +02:00