FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity
121 Commits 1 Branch 0 Tags
Commit Graph

16 Commits

Author SHA1 Message Date
Florent Kermarrec
86be7b76d6 serdes: expose rx_skip to user (for observation) 2019-10-10 18:23:46 +02:00
Florent Kermarrec
4298c6611b kc705: add more signals to analyzer 2019-10-10 17:14:14 +02:00
Florent Kermarrec
c961ac706e kc705: remove scrambler/ idle trigger, add more signals to analyzer 2019-10-10 13:53:21 +02:00
Florent Kermarrec
8b5e07e3c9 add __init__.py to simplify imports 2019-10-09 12:17:30 +02:00
Florent Kermarrec
8bef6fcbc6 rename phy to core and USB3PHY to USB3PIPE 2019-10-09 12:12:48 +02:00
Florent Kermarrec
6c6717daef kc705: add Scrambler and enable it when in polling.idle (experiment) 2019-10-08 18:58:50 +02:00
Florent Kermarrec
6fe7a56b6b kc705: add idle handshake start trigger 2019-10-08 15:06:49 +02:00
Florent Kermarrec
949a8628e7 targets: use new automatic rx polarity swap (tx polarity if needed, will be detected by the host) 2019-10-08 14:12:21 +02:00
Florent Kermarrec
b138f0fc2e targets: set polarity and use a common analyzer 2019-10-08 11:29:39 +02:00
Florent Kermarrec
68c09044a7 add phy module and use it in targets 2019-10-08 08:50:13 +02:00
Florent Kermarrec
05059ea9ac targets: use LFPSUnit, OrderedSertUnit, LTSSM, simplify 2019-10-07 23:33:08 +02:00
Florent Kermarrec
c2c126247b usb3_pipe: add LFPSUnit, OrderedSetUnit and LTSSM skeletons, rename Receiver/Transmitter to Checker/Generator 2019-10-07 19:26:52 +02:00
Florent Kermarrec
ebac474609 add copyrights on files 2019-10-07 17:53:47 +02:00
Florent Kermarrec
ba2e8dc770 usb3_pipe/serdes: add rx_align, regroup tx/rx controls signals 2019-10-07 17:07:33 +02:00
Florent Kermarrec
9bf8442c9d kc705: use K7USB3SerDes 2019-10-07 17:04:57 +02:00
Florent Kermarrec
852bff671b move kc705/pcie_screamer, create tools directory 2019-10-07 16:12:31 +02:00