FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

Commit Graph

  • a51a7d970c versa_ecp5/CRG: add power on reset Florent Kermarrec 2019-11-27 18:20:53 +01:00
  • 492a617dd9 usb3_core: continue integration Florent Kermarrec 2019-11-22 16:18:25 +01:00
  • 8732c59a57 sim: integrate USB3Core Florent Kermarrec 2019-11-22 14:32:12 +01:00
  • 548a46294b usb3_core: pass ltssm_state to usb3_top and hacky ltssm_state emulation in USB3Core Florent Kermarrec 2019-11-22 14:31:44 +01:00
  • aa1b01ca22 kc705/pcie_screamer: integrate USB3 Core (untested but able P&R successful) Florent Kermarrec 2019-11-22 12:59:50 +01:00
  • 480490a48e usb3_core: continue integration with USB3PIPE Florent Kermarrec 2019-11-22 12:58:57 +01:00
  • 4d2adbd4bf usb3_core: first usb3_top simplifications to use USB3PIPE Florent Kermarrec 2019-11-22 09:51:17 +01:00
  • f926443335 usb3_core/daisho: create separate usb3_top for tusb1310a and our USB3 Pipe Florent Kermarrec 2019-11-22 09:30:35 +01:00
  • c329c1eb5d usb3_core/daisho: comment windows.h include Florent Kermarrec 2019-11-22 09:26:14 +01:00
  • 51986c2bdf usb3_core: first simplifications Florent Kermarrec 2019-11-22 09:25:49 +01:00
  • 3dd93590e3 usb3_core: add USB3Core from initial work on Daisho + TUSB1310A at https://github.com/enjoy-digital/daisho/ Florent Kermarrec 2019-11-22 08:58:47 +01:00
  • 48143019c9 add daisho usb3_core (to test usb3_pipe with it) Florent Kermarrec 2019-11-22 08:49:08 +01:00
  • 3960b00897 serdes: integrate TXSkipInserter to SerdesTXDatapath Florent Kermarrec 2019-11-21 16:00:31 +01:00
  • ea97bb159b serdes: add TXSkipInserter Florent Kermarrec 2019-11-21 15:56:27 +01:00
  • 48dd3dc248 training: add first/last delimiters Florent Kermarrec 2019-11-21 14:39:39 +01:00
  • 31402bec17 README: add short install/build/run instructions Florent Kermarrec 2019-11-13 11:45:55 +01:00
  • dcbf1be56d README: update to use PCIsh-to-USB3.0 breakout board Florent Kermarrec 2019-11-13 11:25:52 +01:00
  • 3aecdadf54 doc: add schematic and picture of the USB3 breakout board Florent Kermarrec 2019-11-13 11:16:31 +01:00
  • a1771ad196 pcie_screamer/versa_ecp5: increase sys_clk_freq to 150MHz Florent Kermarrec 2019-11-13 10:47:33 +01:00
  • f21faf75de ltssm/Polling.Idle: for now disable link after 1000ms to simplify debug Florent Kermarrec 2019-11-13 10:46:51 +01:00
  • 22d98b88b0 ltssm: rename Polling.Activation to Polling.Configuration, enable 12 ms timer for this state Florent Kermarrec 2019-11-13 10:37:44 +01:00
  • 932fe18527 targets: add load command and remove specific load scripts Florent Kermarrec 2019-11-13 10:13:05 +01:00
  • dc9b12ac9c core: fix scrambler/descrambler synchronization on link ready Florent Kermarrec 2019-11-13 09:55:00 +01:00
  • f66ce0cfaa training: cleanup/fix TSGenerator start/run/count Florent Kermarrec 2019-11-13 09:54:27 +01:00
  • f47268bc45 ltssm: add rx_ready/tx_ready signals Florent Kermarrec 2019-11-13 09:53:59 +01:00
  • 8955d24c7a scrambling: cleanup/fix Descrambler synchronization Florent Kermarrec 2019-11-13 09:53:32 +01:00
  • f49ce9bbdf lfps: only keep definition of LFPS we are going to support in the short term Florent Kermarrec 2019-11-13 07:41:05 +01:00
  • 7af710c8a9 versa_ecp5: update Florent Kermarrec 2019-11-12 21:57:34 +01:00
  • 2acca86f65 serdes: add RXSubstitution (substitute invalid symbols by K28.4s) Florent Kermarrec 2019-11-12 21:57:18 +01:00
  • dc186eac9a serdes: fix ordering on RXSkipRemover, allow RXWordAligner to work on TS1/TS2 and always enable it Florent Kermarrec 2019-11-12 18:33:50 +01:00
  • f6a1a43a6d test/test_serdes/test_datapath_loopback: test ctrls on 4-bit Florent Kermarrec 2019-11-12 14:28:49 +01:00
  • be46df0028 serdes/K7USB3SerDes: Override GTX RX termination for USB3 (was already fine but just in case) Florent Kermarrec 2019-11-12 14:27:46 +01:00
  • 40d158f6b7 serdes: move USB3SerDesModel to sim.py Florent Kermarrec 2019-11-12 13:21:46 +01:00
  • de1cd77fcc kc705: update Florent Kermarrec 2019-11-12 12:49:29 +01:00
  • 05f0f0a096 serdes: simplify RXWordAligner using stream.Buffer, add rx_word_shift parameter to USB3SerDesModel Florent Kermarrec 2019-11-12 12:48:57 +01:00
  • 80c5ac41b9 serdes/USB3SerDesModel: integrate TX/RXDatapath, use 20-bit interface Florent Kermarrec 2019-11-12 11:05:13 +01:00
  • 712722eb38 serdes: integrate RXWordAligner/RXSkipRemover to SerdesRXDatapath Florent Kermarrec 2019-11-12 09:29:49 +01:00
  • 5d6e6de45b tools/test_analyzer: update Florent Kermarrec 2019-11-12 08:40:48 +01:00
  • 8f5d369817 targets: use reset button to reset USB3PIPE Florent Kermarrec 2019-11-11 07:53:24 +01:00
  • d73c2f8698 serdes: align parameters/signals on instances Florent Kermarrec 2019-11-11 07:46:35 +01:00
  • 59f4c6229d targets: use static etherbone mac_address/ip_address Florent Kermarrec 2019-11-11 07:39:44 +01:00
  • ef770d5f71 pcie_screamer: fix build, use user_btn0 as reset Florent Kermarrec 2019-11-08 14:35:17 +01:00
  • 52b7980f28 serdes/A7USB3SerDes: fix RX termination configuration, use clock from fabric for RXOOB Florent Kermarrec 2019-11-08 14:34:40 +01:00
  • 9700381b47 serdes/SerdesRXSkipRemover: fix cases[0] for sr_data/sr_ctrl Florent Kermarrec 2019-11-07 16:34:34 +01:00
  • df49e39a66 ltssm/PollingFSM: set tx_idle when in exit mode to ease bringup Florent Kermarrec 2019-11-07 14:22:09 +01:00
  • e584c07be9 lfps/LTPSUnit: add tx_idle control Florent Kermarrec 2019-11-07 14:21:39 +01:00
  • a024ad2d62 ltssm/PollingFSM: add with_timers parameters Florent Kermarrec 2019-11-07 13:55:32 +01:00
  • 940fb216f9 serdes: simplify SerdesRXSkipRemover Florent Kermarrec 2019-11-07 13:24:15 +01:00
  • 842d5c6aa4 test/test_training: remove test_tseq_checker Florent Kermarrec 2019-10-31 19:32:10 +01:00
  • e9b87dae42 sim: set opt_level to O0 (reduce compilation time) Florent Kermarrec 2019-10-31 19:29:54 +01:00
  • 96c02aa56e ltssm: implement rx_polarity detection (if ts1 received first, set rx_polarity to 0, if ts2 received first, set rx_polarity to 1) Florent Kermarrec 2019-10-29 22:02:06 +01:00
  • dbb756baaa scrambling: simplify Descrambler, fixes sim Florent Kermarrec 2019-10-29 21:56:48 +01:00
  • daf447e0fc serdes/USB3SerDesModel: add tx/rx_polarity support Florent Kermarrec 2019-10-29 21:35:18 +01:00
  • 63e485e5e6 serdes/USB3SerDesModel: add 8b10b encoders/decoders Florent Kermarrec 2019-10-29 21:26:46 +01:00
  • c0a95e1c0d targets: remove rx_tseq from analyzer, pass ip_address to liteeth as str (liteeth can now convert it directly to int) Florent Kermarrec 2019-10-29 21:04:25 +01:00
  • 1405ee3525 core: remove enable signal to simplify, CEInserter or ResetInserter could be used on USB3PIPE is needed Florent Kermarrec 2019-10-29 20:55:17 +01:00
  • 4c119d730c training: simplify TSChecker (we only need to support ts1/ts2) Florent Kermarrec 2019-10-29 20:49:31 +01:00
  • d4507ebf02 training: remove tseq checker (we only need to check ts1/ts2) Florent Kermarrec 2019-10-29 20:47:00 +01:00
  • 01c43225f0 serdes: increase cdc depth (needed for ECP5) Florent Kermarrec 2019-10-18 19:52:21 +02:00
  • bc8d458a9a serdes: use stream.BufferizeEndpoints to improve timings Florent Kermarrec 2019-10-18 19:09:30 +02:00
  • a3fe22b5a7 versa_ecp5: revert ethernet (faster to get debug traces) Florent Kermarrec 2019-10-18 15:22:00 +02:00
  • 0cb086d924 versa_ecp5: fix ispclk control, use channel 0 (pcie), add clocks debug leds Florent Kermarrec 2019-10-18 14:49:11 +02:00
  • a5f94f1f0c serdes/ECP5USB3SerDes: add channel parameter Florent Kermarrec 2019-10-18 14:47:55 +02:00
  • ed64134e2c add load script for ecp5_versa, rename load to load_xilinx Florent Kermarrec 2019-10-18 14:32:04 +02:00
  • 95a42f8d92 versa_ecp5: debug over serial instead of ethernet, disable scrambling and use trellis toolchain Florent Kermarrec 2019-10-18 14:15:28 +02:00
  • bd24f207c5 serdes: use tx/rx_clk_freq for timing constraints, remove electrical idle FIXME Florent Kermarrec 2019-10-18 14:14:36 +02:00
  • 4a001e7479 core: add with_scrambling parameter to allow disabling it Florent Kermarrec 2019-10-18 14:14:00 +02:00
  • 712903d0f5 serdes/ECP5USB3SerDes: increase linerate to 5gbps, connect tx_idle/rx_idle Florent Kermarrec 2019-10-17 19:28:46 +02:00
  • 6237110476 ltssm: remove _fsm suffix for FSMs Florent Kermarrec 2019-10-16 15:51:35 +02:00
  • 5d23beab97 ltssm: implement PollingFSM according to specification (untested) Florent Kermarrec 2019-10-16 11:39:45 +02:00
  • 00db986239 targets: fix #!/usr/bin/env python3 location Florent Kermarrec 2019-10-15 15:48:12 +02:00
  • cc26d47780 add initial ecp5 support with versa_ecp5 board (not working, serdes at 2.5gbps, only for testing LFPS for now) Florent Kermarrec 2019-10-15 15:46:55 +02:00
  • a5e5735f12 tools/test_analyzer: add more triggers Florent Kermarrec 2019-10-10 18:24:19 +02:00
  • 86be7b76d6 serdes: expose rx_skip to user (for observation) Florent Kermarrec 2019-10-10 18:23:46 +02:00
  • 91b14f26a5 training: fix default scrambling value Florent Kermarrec 2019-10-10 18:01:53 +02:00
  • 087855bf46 training: fix TS1/TS2 loopback/scrambling mapping Florent Kermarrec 2019-10-10 17:45:00 +02:00
  • ea3ef66fe7 ltssm: remove initial count, hack for hardware tests Florent Kermarrec 2019-10-10 17:16:35 +02:00
  • d1f3a347df core: use Descrambler, disable Scrambler/Descrambler until ready is set Florent Kermarrec 2019-10-10 17:16:13 +02:00
  • 7fd9120181 scrambling: add Descrambler (Scrambler + Auto-Synchronization) Florent Kermarrec 2019-10-10 17:15:18 +02:00
  • 32030ed5fc tools/test_analyzer: use rising_edge triggers Florent Kermarrec 2019-10-10 17:14:37 +02:00
  • 4298c6611b kc705: add more signals to analyzer Florent Kermarrec 2019-10-10 17:14:14 +02:00
  • 5b766266c9 training/TSGenerator: test/fix control backpressure Florent Kermarrec 2019-10-10 15:32:12 +02:00
  • 801ee05a94 ltssm/training: test with hardware, some fixes Florent Kermarrec 2019-10-10 13:54:09 +02:00
  • c961ac706e kc705: remove scrambler/ idle trigger, add more signals to analyzer Florent Kermarrec 2019-10-10 13:53:21 +02:00
  • 630ce0edd1 scrambling: add enable Florent Kermarrec 2019-10-10 10:51:14 +02:00
  • 01a942ca7b scrambling: don't scramble K codes, only keep Scrambler (Descrambler is simular) Florent Kermarrec 2019-10-10 10:50:02 +02:00
  • c39ed5f38c core/USB3PIPE: integrate scrambler/descrambler Florent Kermarrec 2019-10-10 10:35:01 +02:00
  • d27639c927 training/TSGenerator: pulse done signal on last generator cycle Florent Kermarrec 2019-10-10 10:15:23 +02:00
  • 1dc029fabc sim: delay end of simulation to ease visualize the end on the trace Florent Kermarrec 2019-10-10 09:42:09 +02:00
  • 0957fc3958 sim: add display of polling fsm transitions Florent Kermarrec 2019-10-10 09:32:46 +02:00
  • 2b2f74c4dd test/test_training: fix Florent Kermarrec 2019-10-09 19:18:35 +02:00
  • 104b62390d README.md: center logo, add Migen/LiteX Florent Kermarrec 2019-10-09 19:17:06 +02:00
  • 1bd83c3ea4 sim/lfps: now working in simulation Florent Kermarrec 2019-10-09 19:03:18 +02:00
  • 8803c75bbd sim/ltssm: rework/simplify polling fsm, going to polling idle in simulation Florent Kermarrec 2019-10-09 18:38:46 +02:00
  • 05e30be3ee sim: add Host/Device USB3 PIPE Florent Kermarrec 2019-10-09 12:55:16 +02:00
  • c77296f798 serdes: add USB3SerDesModel Florent Kermarrec 2019-10-09 12:54:36 +02:00
  • f43b3a4c8b add litex/verilator sim skeleton Florent Kermarrec 2019-10-09 12:47:40 +02:00
  • 9c4af5ff69 training: add tseq/ts1 generator (to be able to simulate the host, will be simplified at synthesis is not used) Florent Kermarrec 2019-10-09 12:32:30 +02:00
  • 8b5e07e3c9 add __init__.py to simplify imports Florent Kermarrec 2019-10-09 12:17:30 +02:00
  • 8bef6fcbc6 rename phy to core and USB3PHY to USB3PIPE Florent Kermarrec 2019-10-09 12:12:48 +02:00