FPGA/usbcorev
1
0
Fork 0
mirror of https://github.com/avakar/usbcorev.git synced 2024-10-22 02:17:39 +08:00
Code Issues Projects Releases Wiki Activity

Fixed bit-stuff at EoP in tx.

Browse Source
This commit is contained in:
Martin Vejnár 2013-06-24 21:28:09 +02:00
parent 2757659d3a
commit b0cab97d3a
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
usb_tx.v
View File

@ -45,7 +45,7 @@ reg crc_enabled;
wire dump_crc = state == st_crc1 || state == st_crc2;
wire crc_out;
wire d = dump_crc? !crc_out: tx_data[0];
wire se0 = state == st_eop1 || state == st_eop2;
wire se0 = !bit_stuff && (state == st_eop1 || state == st_eop2);
wire tx_data_empty = (tx_data[8:2] == 1'b0);
assign data_strobe = transmit && tx_data_empty && bit_strobe;
@ -120,7 +120,7 @@ always @(posedge clk_48 or negedge rst_n) begin
end
reg last_j;
wire j = state == st_idle || state == st_eop3? 1'b1: (bit_stuff || !d? !last_j: last_j);
wire j = state == st_idle || state == st_eop3? 1'b1: ((bit_stuff || !d)? !last_j: last_j);
always @(posedge clk_48) begin
if (bit_strobe)
last_j <= usb_tx_en? j: 1'b1;