FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-02-04 07:12:57 +08:00
Code Issues Projects Releases Wiki Activity

Use correct wait

Browse Source
This commit is contained in:
Alex Forencich 2019-02-01 17:28:22 -08:00
parent 787f198970
commit 199a5544ca
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tb/test_axil_dp_ram.py
View File

@ -403,7 +403,7 @@ def bench():
axil_b_master_inst.init_write(k*256, b'\x11\x22\x33\x44') axil_b_master_inst.init_write(k*256, b'\x11\x22\x33\x44')
axil_b_master_inst.init_read(k*256, 4) axil_b_master_inst.init_read(k*256, 4)
yield wait() yield wait_normal()
for k in range(10): for k in range(10):
axil_a_master_inst.get_read_data() axil_a_master_inst.get_read_data()