FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity

Remove extraneous import

Browse Source
This commit is contained in:
Alex Forencich 2020-12-28 18:53:00 -08:00
parent db58c836f6
commit 3a59569105
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
tb/axil_interconnect/test_axil_interconnect.py
View File

@ -27,7 +27,6 @@ import logging
import os
import random
import subprocess
import time
import cocotb_test.simulator
import pytest