FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-28 07:02:56 +08:00
Code Issues Projects Releases Wiki Activity

Support single slave interface

Browse Source
This commit is contained in:
Alex Forencich 2018-08-23 14:43:57 -07:00
parent f1fb5b368c
commit 4f01dfb7d5
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/axi_interconnect.v
View File

@ -366,7 +366,7 @@ wire grant_valid;
wire [CL_S_COUNT:0] grant_encoded;
wire read = grant_encoded[0];
wire [CL_S_COUNT-1:0] s_select = grant_encoded[CL_S_COUNT:1];
wire [(CL_S_COUNT > 0 ? CL_S_COUNT-1 : 0):0] s_select = grant_encoded >> 1;
arbiter #(
.PORTS(S_COUNT*2),

2
rtl/axil_interconnect.v
View File

@ -211,7 +211,7 @@ wire grant_valid;
wire [CL_S_COUNT:0] grant_encoded;
wire read = grant_encoded[0];
wire [CL_S_COUNT-1:0] s_select = grant_encoded[CL_S_COUNT:1];
wire [(CL_S_COUNT > 0 ? CL_S_COUNT-1 : 0):0] s_select = grant_encoded >> 1;
arbiter #(
.PORTS(S_COUNT*2),