FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-28 07:02:56 +08:00
Code Issues Projects Releases Wiki Activity

Remove unnecessary asserts

Browse Source
This commit is contained in:
Alex Forencich 2018-08-14 21:46:05 -07:00
parent 2113bb1795
commit 649179894a
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tb/axi.py
View File

@ -211,8 +211,6 @@ class AXIMaster(object):
w = len(m_axi_rdata)
if m_axi_wdata is not None:
if m_axi_awid is not None:
assert len(m_axi_awid) == len(m_axi_arid)
assert len(m_axi_awaddr) == len(m_axi_araddr)
assert len(m_axi_wdata) == len(m_axi_rdata)
@ -681,8 +679,6 @@ class AXIRam(object):
w = len(s_axi_rdata)
if s_axi_wdata is not None:
if s_axi_awid is not None:
assert len(s_axi_awid) == len(s_axi_arid)
assert len(s_axi_awaddr) == len(s_axi_araddr)
assert len(s_axi_wdata) == len(s_axi_rdata)