FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity

Fix out of range access due to off by one error

Browse Source
This commit is contained in:
Alex Forencich 2019-02-11 19:30:57 -08:00
parent 57dd292ae9
commit 7654d874ae
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/axi_dma_wr.v
View File

@ -494,7 +494,7 @@ always @* begin
if (AXIS_KEEP_ENABLE) begin
cycle_size = AXIS_KEEP_WIDTH_INT;
for (i = AXIS_KEEP_WIDTH_INT; i >= 0; i = i - 1) begin
for (i = AXIS_KEEP_WIDTH_INT-1; i >= 0; i = i - 1) begin
if (!shift_axis_tkeep[i] && (!first_cycle_reg || i >= offset_reg)) begin
cycle_size = i;
end