FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity

Update cocotbext-axi version

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2023-03-28 19:15:40 -07:00
parent 00c200f881
commit 99ff2e81b7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tox.ini
View File

@ -17,7 +17,7 @@ deps =
cocotb == 1.7.2 cocotb == 1.7.2
cocotb-bus == 0.2.1 cocotb-bus == 0.2.1
cocotb-test == 0.2.4 cocotb-test == 0.2.4
cocotbext-axi == 0.1.20 cocotbext-axi == 0.1.24
jinja2 == 3.1.2 jinja2 == 3.1.2
commands = commands =