FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity

Update github actions

Browse Source
This commit is contained in:
Alex Forencich 2021-01-16 13:38:10 -08:00
parent 03a78413c5
commit ac69ddfa22
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
.github/workflows/regression-tests.yml vendored
View File

@ -4,7 +4,7 @@ on: [push, pull_request]
jobs:
build:
name: Python ${{matrix.python-version}}
name: Python ${{ matrix.python-version }} (${{ matrix.group }}/10)
runs-on: ubuntu-20.04
strategy: