FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-28 07:02:56 +08:00
Code Issues Projects Releases Wiki Activity

Remove unnecessary reset

Browse Source
This commit is contained in:
Alex Forencich 2019-01-17 17:09:55 -08:00
parent 818fac5daa
commit b1f40411ad
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
rtl/axil_ram.v
View File

@ -164,7 +164,6 @@ end
always @(posedge clk) begin always @(posedge clk) begin
if (rst) begin if (rst) begin
s_axil_arready_reg <= 1'b0; s_axil_arready_reg <= 1'b0;
s_axil_rdata_reg <= {DATA_WIDTH{1'b0}};
s_axil_rresp_reg <= 2'b00; s_axil_rresp_reg <= 2'b00;
s_axil_rvalid_reg <= 1'b0; s_axil_rvalid_reg <= 1'b0;
s_axil_rvalid_pipe_reg <= 1'b0; s_axil_rvalid_pipe_reg <= 1'b0;