FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity

Extract parameter values from cocotb.top

Browse Source
This commit is contained in:
Alex Forencich 2021-03-22 18:07:04 -07:00
parent 1f3920afcc
commit bb30f0a50f
8 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tb/axi_adapter/test_axi_adapter.py
View File

@ -186,7 +186,7 @@ def cycle_pause():
if cocotb.SIM_NAME:
data_width = int(os.getenv("PARAM_S_DATA_WIDTH"))
data_width = len(cocotb.top.s_axi_wdata)
byte_width = data_width // 8
max_burst_size = (byte_width-1).bit_length()

2
tb/axi_axil_adapter/test_axi_axil_adapter.py
View File

@ -186,7 +186,7 @@ def cycle_pause():
if cocotb.SIM_NAME:
data_width = int(os.getenv("PARAM_AXI_DATA_WIDTH"))
data_width = len(cocotb.top.s_axi_wdata)
byte_width = data_width // 8
max_burst_size = (byte_width-1).bit_length()

2
tb/axi_crossbar/test_axi_crossbar.py
View File

@ -206,7 +206,7 @@ if cocotb.SIM_NAME:
s_count = int(os.getenv("PARAM_S_COUNT"))
m_count = int(os.getenv("PARAM_M_COUNT"))
data_width = int(os.getenv("PARAM_DATA_WIDTH"))
data_width = len(cocotb.top.s00_axi_wdata)
byte_width = data_width // 8
max_burst_size = (byte_width-1).bit_length()

2
tb/axi_dp_ram/test_axi_dp_ram.py
View File

@ -218,7 +218,7 @@ def cycle_pause():
if cocotb.SIM_NAME:
data_width = int(os.getenv("PARAM_DATA_WIDTH"))
data_width = len(cocotb.top.s_axi_a_wdata)
byte_width = data_width // 8
max_burst_size = (byte_width-1).bit_length()

2
tb/axi_fifo/test_axi_fifo.py
View File

@ -187,7 +187,7 @@ def cycle_pause():
if cocotb.SIM_NAME:
data_width = int(os.getenv("PARAM_DATA_WIDTH"))
data_width = len(cocotb.top.s_axi_wdata)
byte_width = data_width // 8
max_burst_size = (byte_width-1).bit_length()

2
tb/axi_interconnect/test_axi_interconnect.py
View File

@ -200,7 +200,7 @@ if cocotb.SIM_NAME:
s_count = int(os.getenv("PARAM_S_COUNT"))
m_count = int(os.getenv("PARAM_M_COUNT"))
data_width = int(os.getenv("PARAM_DATA_WIDTH"))
data_width = len(cocotb.top.s00_axi_wdata)
byte_width = data_width // 8
max_burst_size = (byte_width-1).bit_length()

2
tb/axi_ram/test_axi_ram.py
View File

@ -178,7 +178,7 @@ def cycle_pause():
if cocotb.SIM_NAME:
data_width = int(os.getenv("PARAM_DATA_WIDTH"))
data_width = len(cocotb.top.s_axi_wdata)
byte_width = data_width // 8
max_burst_size = (byte_width-1).bit_length()

2
tb/axi_register/test_axi_register.py
View File

@ -186,7 +186,7 @@ def cycle_pause():
if cocotb.SIM_NAME:
data_width = int(os.getenv("PARAM_DATA_WIDTH"))
data_width = len(cocotb.top.s_axi_wdata)
byte_width = data_width // 8
max_burst_size = (byte_width-1).bit_length()