FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-28 07:02:56 +08:00
Code Issues Projects Releases Wiki Activity

Remove unnecessary wait state when output is ready

Browse Source
This commit is contained in:
Alex Forencich 2020-08-17 00:13:02 -07:00
parent ba0b96ca34
commit c1f31e537e
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/axi_fifo_rd.v
View File

@ -214,7 +214,7 @@ if (FIFO_DELAY) begin
case (state_reg)
STATE_IDLE: begin
s_axi_arready_next = !m_axi_arvalid;
s_axi_arready_next = !m_axi_arvalid || m_axi_arready;
if (s_axi_arready && s_axi_arvalid) begin
s_axi_arready_next = 1'b0;

2
rtl/axi_fifo_wr.v
View File

@ -229,7 +229,7 @@ if (FIFO_DELAY) begin
case (state_reg)
STATE_IDLE: begin
s_axi_awready_next = !m_axi_awvalid;
s_axi_awready_next = !m_axi_awvalid || m_axi_awready;
hold_next = 1'b1;
if (s_axi_awready && s_axi_awvalid) begin