FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity

Use wlast instead of awlen to detect end of write burst

Browse Source
This commit is contained in:
Alex Forencich 2020-11-15 11:26:39 -08:00
parent c7d74b6425
commit e4c4222fa9
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
rtl/axi_fifo_wr.v
View File

@ -260,13 +260,13 @@ if (FIFO_DELAY) begin
if (s_axi_wready && s_axi_wvalid) begin
count_next = count_reg + 1;
if (count_next == 2**FIFO_ADDR_WIDTH) begin
m_axi_awvalid_next = 1'b1;
state_next = STATE_TRANSFER_OUT;
end else if (count_reg == m_axi_awlen) begin
if (s_axi_wlast) begin
m_axi_awvalid_next = 1'b1;
hold_next = 1'b1;
state_next = STATE_IDLE;
end else if (FIFO_ADDR_WIDTH < 8 && count_next == 2**FIFO_ADDR_WIDTH) begin
m_axi_awvalid_next = 1'b1;
state_next = STATE_TRANSFER_OUT;
end else begin
state_next = STATE_TRANSFER_IN;
end
@ -279,8 +279,7 @@ if (FIFO_DELAY) begin
hold_next = 1'b0;
if (s_axi_wready && s_axi_wvalid) begin
count_next = count_reg + 1;
if (count_reg == m_axi_awlen) begin
if (s_axi_wlast) begin
hold_next = 1'b1;
state_next = STATE_IDLE;
end else begin