FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-28 07:02:56 +08:00
Code Issues Projects Releases Wiki Activity
187 Commits 2 Branches 0 Tags
Commit Graph

12 Commits

Author SHA1 Message Date
Alex Forencich
a6a9a2ebd8 Update readme 2021-08-29 19:16:43 -07:00
Alex Forencich
fe283eee02 Update readme 2021-08-11 01:25:42 -07:00
Alex Forencich
9c4012f58d Reorganize timing constraints 2021-05-20 15:15:51 -07:00
Alex Forencich
314ea7dbf9 Update readme 2021-04-12 22:55:49 -07:00
Alex Forencich
be767f8ee7 Update readme 2020-12-04 16:18:28 -08:00
Alex Forencich
23a14dc5df Update readme 2019-07-09 00:18:58 -07:00
Alex Forencich
36523dd7cc Fix typo 2019-07-08 17:57:47 -07:00
Alex Forencich
7591cb4d1c Update readme 2019-07-08 17:53:39 -07:00
Alex Forencich
a501df6965 Update readme 2019-02-25 18:56:39 -08:00
Alex Forencich
a25c4b17eb Add AXI shared interconnect and testbench 2018-08-22 23:42:31 -07:00
Alex Forencich
fe7396a31e Update readme 2018-08-22 21:55:08 -07:00
Alex Forencich
f4cca52660 Initial commit 2018-07-29 19:04:30 -07:00