FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-02-04 07:12:57 +08:00
Code Issues Projects Releases Wiki Activity
121 Commits 2 Branches 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Alex Forencich
2a4c63e859 Change default address width to 32 2018-08-21 22:38:32 -07:00
Alex Forencich
66b20c171b Add AXI FIFOs and testbenches 2018-08-13 15:31:04 -07:00