FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-28 07:02:56 +08:00
Code Issues Projects Releases Wiki Activity
131 Commits 2 Branches 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Alex Forencich
bd4e574b36 Add posargs to tox.ini 2020-12-04 15:49:51 -08:00
Alex Forencich
8fb827a18b Add tox and pytest configuration 2020-12-04 15:30:48 -08:00