FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity
verilog-axi/rtl
History
Alex Forencich 07a4da3bea Fix connect logic
2018-08-23 16:20:58 -07:00
..
arbiter.v
Add arbiter and priority encoder modules
2018-08-22 21:50:31 -07:00
axi_adapter_rd.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_adapter_wr.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_adapter.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_fifo_rd.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_fifo_wr.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_fifo.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_interconnect.v
Fix connect logic
2018-08-23 16:20:58 -07:00
axi_ram.v
Fix some more issues in AXI RAM module
2018-08-13 16:00:29 -07:00
axi_register_rd.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_register_wr.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_register.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_adapter_rd.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_adapter_wr.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_adapter.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_interconnect.v
Fix connect logic
2018-08-23 16:20:58 -07:00
axil_ram.v
Add AXI lite RAM module and testbench
2018-08-14 23:49:40 -07:00
axil_register_rd.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_register_wr.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_register.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
priority_encoder.v
Add arbiter and priority encoder modules
2018-08-22 21:50:31 -07:00