verilog-axi/axil_reg_if at 5c2c6fd2bb61ee25387dd254cb2f860d2c873bdd - verilog-axi - Gitea: Git with a cup of tea

FPGA/verilog-axi

mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-28 07:02:56 +08:00

History

Alex Forencich 5c2c6fd2bb Add AXI lite register interface modules

2021-08-29 19:09:52 -07:00

..

Makefile

Add AXI lite register interface modules

2021-08-29 19:09:52 -07:00

test_axil_reg_if.py

Add AXI lite register interface modules

2021-08-29 19:09:52 -07:00