FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity
verilog-axi/rtl
History
Alex Forencich 7654d874ae Fix out of range access due to off by one error
2019-02-11 19:30:57 -08:00
..
arbiter.v
Add arbiter and priority encoder modules
2018-08-22 21:50:31 -07:00
axi_adapter_rd.v
Change cycle to segment, clean up parameters
2018-12-03 12:52:00 -08:00
axi_adapter_wr.v
Change cycle to segment, clean up parameters
2018-12-03 12:52:00 -08:00
axi_adapter.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_cdma.v
Add AXI central DMA module and testbenches
2018-12-06 17:27:44 -08:00
axi_dma_rd.v
Minor reorganization
2018-12-06 17:19:30 -08:00
axi_dma_wr.v
Fix out of range access due to off by one error
2019-02-11 19:30:57 -08:00
axi_dma.v
Add AXI DMA module and testbench
2018-12-27 14:21:06 -08:00
axi_dp_ram.v
Add AXI RAM interface modules, AXI dual port RAM module, and testbench
2019-02-01 18:22:03 -08:00
axi_fifo_rd.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_fifo_wr.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_fifo.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_interconnect.v
Fix address range overlap check to support arbitrary address widths
2018-12-04 17:00:26 -08:00
axi_ram_rd_if.v
Add AXI RAM interface modules, AXI dual port RAM module, and testbench
2019-02-01 18:22:03 -08:00
axi_ram_wr_if.v
Add AXI RAM interface modules, AXI dual port RAM module, and testbench
2019-02-01 18:22:03 -08:00
axi_ram_wr_rd_if.v
Add AXI RAM interface modules, AXI dual port RAM module, and testbench
2019-02-01 18:22:03 -08:00
axi_ram.v
Add optional output pipeline register to AXI RAM module
2018-11-27 01:17:31 -08:00
axi_register_rd.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_register_wr.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axi_register.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_adapter_rd.v
Change cycle to segment, clean up parameters
2018-12-06 18:32:46 -08:00
axil_adapter_wr.v
Change cycle to segment, clean up parameters
2018-12-06 18:32:46 -08:00
axil_adapter.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_dp_ram.v
Add AXI lite dual-port RAM module and testbench
2019-01-17 17:48:23 -08:00
axil_interconnect.v
Fix address range overlap check to support arbitrary address widths
2018-12-04 17:00:26 -08:00
axil_ram.v
Remove unnecessary reset
2019-01-17 17:09:55 -08:00
axil_register_rd.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_register_wr.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
axil_register.v
Change default address width to 32
2018-08-21 22:38:32 -07:00
priority_encoder.v
Add arbiter and priority encoder modules
2018-08-22 21:50:31 -07:00