FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-28 07:02:56 +08:00
Code Issues Projects Releases Wiki Activity
verilog-axi/tb/axi_dma_rd
History
Alex Forencich 9ab1fb44b1 Convert send/recv to blocking
2020-12-18 16:50:50 -08:00
..
Makefile
Add cocotb testbenches
2020-12-04 15:32:14 -08:00
test_axi_dma_rd.py
Convert send/recv to blocking
2020-12-18 16:50:50 -08:00