FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity
verilog-axi/.gitignore
Alex Forencich f4cca52660 Initial commit
2018-07-29 19:04:30 -07:00

7 lines
33 B
Plaintext
Raw Blame History

*~
*.lxt
*.pyc
*.vvp
*.kate-swp
Reference in New Issue View Git Blame Copy Permalink