FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-28 07:02:56 +08:00
Code Issues Projects Releases Wiki Activity
verilog-axi/.github/workflows
History
Alex Forencich eda769d167 Update CI configuration 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-01-26 13:00:03 -08:00
..
regression-tests.yml
Update CI configuration
2023-01-26 13:00:03 -08:00