FPGA/verilog-axi
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-axi.git synced 2025-01-14 06:42:55 +08:00
Code Issues Projects Releases Wiki Activity
verilog-axi/.test_durations
Alex Forencich 5d2389fd81 Add test durations for pytest-split
2020-12-04 15:41:35 -08:00

518 lines
13 KiB
Plaintext
Raw Blame History

[
[
"tb/axi_axil_adapter/test_axi_axil_adapter.py::test_axi_axil_adapter[8-32]",
92.34029131208081
],
[
"tb/axi_axil_adapter/test_axi_axil_adapter.py::test_axi_axil_adapter[8-16]",
116.95964422891848
],
[
"tb/axi_axil_adapter/test_axi_axil_adapter.py::test_axi_axil_adapter[8-8]",
160.44773711299058
],
[
"tb/axi_axil_adapter/test_axi_axil_adapter.py::test_axi_axil_adapter[16-32]",
137.5760340038687
],
[
"tb/axi_adapter/test_axi_adapter.py::test_axi_adapter[8-16]",
74.270280775032
],
[
"tb/axi_axil_adapter/test_axi_axil_adapter.py::test_axi_axil_adapter[32-16]",
400.71982841100544
],
[
"tb/axi_cdma/test_axi_cdma.py::test_axi_dma[8-0]",
15.593242217088118
],
[
"tb/axi_adapter/test_axi_adapter.py::test_axi_adapter[8-32]",
72.42707156692632
],
[
"tb/axi_adapter/test_axi_adapter.py::test_axi_adapter[8-8]",
81.75273804098833
],
[
"tb/axi_cdma/test_axi_cdma.py::test_axi_dma[8-1]",
15.523522189934738
],
[
"tb/axi_axil_adapter/test_axi_axil_adapter.py::test_axi_axil_adapter[16-8]",
275.6350795699982
],
[
"tb/axi_axil_adapter/test_axi_axil_adapter.py::test_axi_axil_adapter[16-16]",
187.96441543195397
],
[
"tb/axi_axil_adapter/test_axi_axil_adapter.py::test_axi_axil_adapter[32-32]",
332.42191640788224
],
[
"tb/axi_adapter/test_axi_adapter.py::test_axi_adapter[32-8]",
299.3205338130938
],
[
"tb/axi_adapter/test_axi_adapter.py::test_axi_adapter[32-16]",
225.4822902668966
],
[
"tb/axi_adapter/test_axi_adapter.py::test_axi_adapter[16-8]",
153.9310424028663
],
[
"tb/axi_cdma/test_axi_cdma.py::test_axi_dma[16-0]",
11.925561288022436
],
[
"tb/axi_adapter/test_axi_adapter.py::test_axi_adapter[16-16]",
105.30798149493057
],
[
"tb/axi_adapter/test_axi_adapter.py::test_axi_adapter[16-32]",
90.9395789729897
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[1-1-16]",
62.324559034081176
],
[
"tb/axi_axil_adapter/test_axi_axil_adapter.py::test_axi_axil_adapter[32-8]",
593.6646482730284
],
[
"tb/axi_cdma/test_axi_cdma.py::test_axi_dma[16-1]",
49.035118295112625
],
[
"tb/axi_cdma/test_axi_cdma.py::test_axi_dma[32-0]",
13.027022278984077
],
[
"tb/axi_cdma/test_axi_cdma.py::test_axi_dma[32-1]",
206.7382632988738
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[4-1-8]",
203.24327663891017
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[1-4-8]",
212.6529240750242
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[4-1-16]",
173.30611170106567
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[4-1-32]",
165.20796160399914
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[1-1-8]",
82.1008072240511
],
[
"tb/axi_adapter/test_axi_adapter.py::test_axi_adapter[32-32]",
186.82002451398876
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[1-4-16]",
168.1181099790847
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[1-1-32]",
51.11953857005574
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[1-4-32]",
167.10660719079897
],
[
"tb/axi_dma/test_axi_dma.py::test_axi_dma[0-8]",
38.593522747047246
],
[
"tb/axi_dma/test_axi_dma.py::test_axi_dma[0-16]",
26.12306741985958
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[4-4-16]",
385.9775214729598
],
[
"tb/axi_dma_rd/test_axi_dma_rd.py::test_axi_dma_rd[16-0]",
2.330480069038458
],
[
"tb/axi_dma_wr/test_axi_dma_wr.py::test_axi_dma_wr[8-0]",
18.85620612394996
],
[
"tb/axi_dma/test_axi_dma.py::test_axi_dma[1-16]",
54.40660252713133
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[4-4-32]",
421.9630580791272
],
[
"tb/axi_crossbar/test_axi_crossbar.py::test_axi_crossbar[4-4-8]",
404.845993772964
],
[
"tb/axi_dma_wr/test_axi_dma_wr.py::test_axi_dma_wr[8-1]",
19.358775094966404
],
[
"tb/axi_dma_rd/test_axi_dma_rd.py::test_axi_dma_rd[8-1]",
3.2852856101235375
],
[
"tb/axi_dma/test_axi_dma.py::test_axi_dma[0-32]",
27.126582405064255
],
[
"tb/axi_dma_rd/test_axi_dma_rd.py::test_axi_dma_rd[8-0]",
3.397583018988371
],
[
"tb/axi_dma/test_axi_dma.py::test_axi_dma[1-8]",
39.06702446111012
],
[
"tb/axi_dma/test_axi_dma.py::test_axi_dma[1-32]",
109.1842717891559
],
[
"tb/axi_dma_rd/test_axi_dma_rd.py::test_axi_dma_rd[32-1]",
10.748354449984618
],
[
"tb/axi_dma_wr/test_axi_dma_wr.py::test_axi_dma_wr[16-0]",
14.207220426993445
],
[
"tb/axi_dma_rd/test_axi_dma_rd.py::test_axi_dma_rd[32-0]",
4.082128511974588
],
[
"tb/axi_dma_rd/test_axi_dma_rd.py::test_axi_dma_rd[16-1]",
4.67441277008038
],
[
"tb/axi_dma_wr/test_axi_dma_wr.py::test_axi_dma_wr[16-1]",
26.38754628202878
],
[
"tb/axi_dp_ram/test_axi_dp_ram.py::test_axi_dp_ram[8]",
190.6977087969426
],
[
"tb/axi_dma_wr/test_axi_dma_wr.py::test_axi_dma_wr[32-1]",
61.13482341193594
],
[
"tb/axi_dp_ram/test_axi_dp_ram.py::test_axi_dp_ram[32]",
631.3725310519803
],
[
"tb/axi_fifo/test_axi_fifo.py::test_axi_fifo[16-1]",
116.16801285289694
],
[
"tb/axi_dma_wr/test_axi_dma_wr.py::test_axi_dma_wr[32-0]",
14.180392780923285
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[1-1-8]",
110.69283434608951
],
[
"tb/axi_fifo/test_axi_fifo.py::test_axi_fifo[32-1]",
235.51755335007329
],
[
"tb/axi_fifo/test_axi_fifo.py::test_axi_fifo[16-0]",
114.71273985889275
],
[
"tb/axi_dp_ram/test_axi_dp_ram.py::test_axi_dp_ram[16]",
339.84432155790273
],
[
"tb/axi_fifo/test_axi_fifo.py::test_axi_fifo[8-1]",
81.9772285890067
],
[
"tb/axi_fifo/test_axi_fifo.py::test_axi_fifo[8-0]",
80.0548778581433
],
[
"tb/axi_fifo/test_axi_fifo.py::test_axi_fifo[32-0]",
217.3123359469464
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[1-4-8]",
59.05071274796501
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[1-1-32]",
10.958538840059191
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[1-1-16]",
16.18374707410112
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[1-4-32]",
30.99582407809794
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[1-4-16]",
32.26239267003257
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[4-1-8]",
55.87296755902935
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[16-1]",
134.0978170959279
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[32-None]",
233.25326886295807
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[4-4-32]",
53.02282854996156
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[4-4-8]",
82.27994647994637
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[16-0]",
111.6125350688817
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[16-None]",
114.57908571104053
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[4-1-16]",
31.820328426081687
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[4-1-32]",
27.239373297896236
],
[
"tb/axil_cdc/test_axil_cdc.py::test_axil_cdc[32]",
18.885881599970162
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[4-4-16]",
47.431341870105825
],
[
"tb/axil_dp_ram/test_axil_dp_ram.py::test_axil_dp_ram[8]",
6.083705611992627
],
[
"tb/axil_cdc/test_axil_cdc.py::test_axil_cdc[16]",
23.918021908029914
],
[
"tb/axil_dp_ram/test_axil_dp_ram.py::test_axil_dp_ram[16]",
5.008629633928649
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[16-2]",
109.07862244499847
],
[
"tb/axil_adapter/test_axil_adapter.py::test_axil_adapter[8-8]",
11.255430878023617
],
[
"tb/axil_dp_ram/test_axil_dp_ram.py::test_axil_dp_ram[32]",
9.214697457035072
],
[
"tb/axil_ram/test_axil_ram.py::test_axil_ram[8]",
3.814734523068182
],
[
"tb/axil_register/test_axil_register.py::test_axil_register[32-2]",
3.088388371048495
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[32-2]",
210.00476461392827
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[1-4-8]",
232.57985687395558
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[1-1-32]",
54.11528235801961
],
[
"tb/axil_register/test_axil_register.py::test_axil_register[8-1]",
6.881038482999429
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[1-1-16]",
67.14825033093803
],
[
"tb/axil_register/test_axil_register.py::test_axil_register[8-2]",
4.017322617932223
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[32-1]",
226.09505098406225
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[4-1-8]",
228.00826906599104
],
[
"tb/axi_ram/test_axi_ram.py::test_axi_ram[8]",
59.478687431896105
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[1-4-32]",
158.42456139600836
],
[
"tb/axil_interconnect/test_axil_interconnect.py::test_axil_interconnect[1-1-8]",
24.357805628911592
],
[
"tb/axil_register/test_axil_register.py::test_axil_register[32-1]",
3.4112419869052246
],
[
"tb/axil_register/test_axil_register.py::test_axil_register[16-0]",
2.5862843709765
],
[
"tb/axil_register/test_axil_register.py::test_axil_register[16-1]",
3.946968311909586
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[4-4-32]",
400.17059198615607
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[8-None]",
67.14530843799002
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[1-4-16]",
177.14258515485562
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[4-4-16]",
400.5200162229594
],
[
"tb/axil_adapter/test_axil_adapter.py::test_axil_adapter[32-8]",
11.39128352503758
],
[
"tb/axil_adapter/test_axil_adapter.py::test_axil_adapter[16-8]",
8.046741236932576
],
[
"tb/axil_adapter/test_axil_adapter.py::test_axil_adapter[8-32]",
9.869203691952862
],
[
"tb/axil_adapter/test_axil_adapter.py::test_axil_adapter[16-32]",
5.44320015097037
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[4-4-8]",
463.621744088945
],
[
"tb/axi_ram/test_axi_ram.py::test_axi_ram[32]",
169.53810201212764
],
[
"tb/axil_ram/test_axil_ram.py::test_axil_ram[16]",
2.378014532965608
],
[
"tb/axil_adapter/test_axil_adapter.py::test_axil_adapter[16-16]",
5.53720978286583
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[32-0]",
190.57033147790935
],
[
"tb/axil_adapter/test_axil_adapter.py::test_axil_adapter[8-16]",
9.342879572999664
],
[
"tb/axil_register/test_axil_register.py::test_axil_register[16-2]",
2.4198110720608383
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[4-1-32]",
152.4494464310119
],
[
"tb/axil_register/test_axil_register.py::test_axil_register[32-0]",
2.364597169100307
],
[
"tb/axi_ram/test_axi_ram.py::test_axi_ram[16]",
90.49995070195291
],
[
"tb/axi_interconnect/test_axi_interconnect.py::test_axi_interconnect[4-1-16]",
166.57522002898622
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[8-2]",
64.4880481789587
],
[
"tb/axil_ram/test_axil_ram.py::test_axil_ram[32]",
2.7770232169423252
],
[
"tb/axil_adapter/test_axil_adapter.py::test_axil_adapter[32-32]",
4.392885608016513
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[8-1]",
95.14355011994485
],
[
"tb/axil_adapter/test_axil_adapter.py::test_axil_adapter[32-16]",
6.293487015995197
],
[
"tb/axil_cdc/test_axil_cdc.py::test_axil_cdc[8]",
31.775441756122746
],
[
"tb/axi_register/test_axi_register.py::test_axi_register[8-0]",
63.281225918093696
],
[
"tb/axil_register/test_axil_register.py::test_axil_register[8-0]",
3.50379631400574
]
]
Reference in New Issue View Git Blame Copy Permalink