FPGA/verilog-ethernet - verilog-ethernet - Gitea: Git with a cup of tea

FPGA/verilog-ethernet

mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00

1 line

11 B

Python

Raw Permalink Normal View History

Add cocotb testbenches for XGMII BASE-R encoder and decoder modules

2021-10-15 01:06:57 -07:00

../baser.py