mirror of
https://github.com/alexforencich/verilog-ethernet.git
synced 2025-01-28 07:03:08 +08:00
27 lines
714 B
Markdown
27 lines
714 B
Markdown
|
# Verilog Ethernet Nexys Video Example Design
|
||
|
|
|
||
|
|
## Introduction
|
||
|
|
|
||
|
|
This example design targets the Digilent Nexys Video FPGA board.
|
||
|
|
|
||
|
|
The design by default listens to UDP port 1234 at IP address 192.168.1.128 and
|
||
|
|
will echo back any packets received. The design will also respond correctly
|
||
|
|
to ARP requests.
|
||
|
|
|
||
|
|
FPGA: XC7A200TSBG484-1
|
||
|
|
PHY: Realtek RTL8211E
|
||
|
|
|
||
|
|
## How to build
|
||
|
|
|
||
|
|
Run make to build. Ensure that the Xilinx Vivado toolchain components are
|
||
|
|
in PATH.
|
||
|
|
|
||
|
|
## How to test
|
||
|
|
|
||
|
|
Run make program to program the Nexys Video board with the Digilent command
|
||
|
|
line tools. Then run netcat -u 192.168.1.128 1234 to open a UDP connection to
|
||
|
|
port 1234. Any text entered into netcat will be echoed back after pressing
|
||
|
|
enter.
|
||
|
|
|
||
|
|
|