mirror of
https://github.com/alexforencich/verilog-ethernet.git
synced 2025-01-28 07:03:08 +08:00
5 lines
134 B
Plaintext
5 lines
134 B
Plaintext
|
# Clock constraints
|
||
|
|
|
||
|
|
# internal clock groups
|
||
|
|
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_nets clk_156mhz_int]]
|