FPGA/verilog-ethernet - verilog-ethernet - Gitea: Git with a cup of tea

FPGA/verilog-ethernet

mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00

1 line

11 B

Python

Raw Normal View History

Add cocotb testbenches for 10G MAC+PHY modules

2021-10-15 01:37:10 -07:00

../baser.py