mirror of
https://github.com/alexforencich/verilog-ethernet.git
synced 2025-01-28 07:03:08 +08:00
32 lines
802 B
Markdown
32 lines
802 B
Markdown
|
# Verilog Ethernet RV901T Example Design
|
||
|
|
|
||
|
|
## Introduction
|
||
|
|
|
||
|
|
This example design targets the Linsn RV901T FPGA board.
|
||
|
|
|
||
|
|
The design by default listens to UDP port 1234 at IP address 192.168.1.128 and
|
||
|
|
will echo back any packets received. The design will also respond correctly
|
||
|
|
to ARP requests.
|
||
|
|
|
||
|
|
* FPGA: XC6SLX16T-2FT256
|
||
|
|
* PHY: Broadcom B50612
|
||
|
|
|
||
|
|
## How to build
|
||
|
|
|
||
|
|
Run make to build. Ensure that the Xilinx ISE toolchain components are
|
||
|
|
in PATH.
|
||
|
|
|
||
|
|
## How to test
|
||
|
|
|
||
|
|
Run make program to program the RV901T board with the Xilinx Impact software.
|
||
|
|
Then run
|
||
|
|
|
||
|
|
netcat -u 192.168.1.128 1234
|
||
|
|
|
||
|
|
to open a UDP connection to port 1234. Any text entered into netcat will be
|
||
|
|
echoed back after pressing enter.
|
||
|
|
|
||
|
|
It is also possible to use hping to test the design by running
|
||
|
|
|
||
|
|
hping 192.168.1.128 -2 -p 1234 -d 1024
|