FPGA/verilog-ethernet - verilog-ethernet - Gitea: Git with a cup of tea

FPGA/verilog-ethernet

mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00

1 line

23 B

Python

Raw Normal View History

Add example design for Digilent Atlys board

2015-02-28 20:05:05 -08:00

../lib/eth/tb/arp_ep.py