FPGA/verilog-ethernet - verilog-ethernet - Gitea: Git with a cup of tea

FPGA/verilog-ethernet

mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-21 06:53:10 +08:00

1 line

25 B

Python

Raw Normal View History

Add 10G reference design for DE5-Net

2016-01-25 00:53:06 -08:00

../lib/eth/tb/xgmii_ep.py