verilog-ethernet/tb/test_axis_async_frame_fifo.py

650 lines
18 KiB
Python
Raw Normal View History

2015-03-21 03:32:19 -07:00
#!/usr/bin/env python
2014-11-08 21:29:39 -08:00
"""
2018-02-26 12:25:20 -08:00
Copyright (c) 2014-2018 Alex Forencich
2014-11-08 21:29:39 -08:00
Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.
"""
from myhdl import *
import os
2015-03-21 03:32:19 -07:00
2014-11-08 21:29:39 -08:00
import axis_ep
module = 'axis_async_fifo'
testbench = 'test_axis_async_frame_fifo'
2014-11-08 21:29:39 -08:00
srcs = []
srcs.append("../rtl/%s.v" % module)
2016-09-12 13:38:34 -07:00
srcs.append("%s.v" % testbench)
2014-11-08 21:29:39 -08:00
src = ' '.join(srcs)
2016-09-12 13:38:34 -07:00
build_cmd = "iverilog -o %s.vvp %s" % (testbench, src)
2014-11-08 21:29:39 -08:00
def bench():
2016-09-12 13:38:34 -07:00
# Parameters
ADDR_WIDTH = 9
DATA_WIDTH = 8
KEEP_ENABLE = (DATA_WIDTH>8)
KEEP_WIDTH = (DATA_WIDTH/8)
LAST_ENABLE = 1
ID_ENABLE = 1
ID_WIDTH = 8
DEST_ENABLE = 1
DEST_WIDTH = 8
USER_ENABLE = 1
USER_WIDTH = 1
FRAME_FIFO = 1
USER_BAD_FRAME_VALUE = 1
USER_BAD_FRAME_MASK = 1
DROP_BAD_FRAME = 1
2016-09-12 13:38:34 -07:00
DROP_WHEN_FULL = 0
2014-11-08 21:29:39 -08:00
# Inputs
2015-10-08 12:52:51 -07:00
async_rst = Signal(bool(0))
s_clk = Signal(bool(0))
m_clk = Signal(bool(0))
2014-11-08 21:29:39 -08:00
current_test = Signal(intbv(0)[8:])
s_axis_tdata = Signal(intbv(0)[DATA_WIDTH:])
s_axis_tkeep = Signal(intbv(1)[KEEP_WIDTH:])
s_axis_tvalid = Signal(bool(0))
s_axis_tlast = Signal(bool(0))
s_axis_tid = Signal(intbv(0)[ID_WIDTH:])
s_axis_tdest = Signal(intbv(0)[DEST_WIDTH:])
s_axis_tuser = Signal(intbv(0)[USER_WIDTH:])
m_axis_tready = Signal(bool(0))
2014-11-08 21:29:39 -08:00
# Outputs
s_axis_tready = Signal(bool(0))
m_axis_tdata = Signal(intbv(0)[DATA_WIDTH:])
m_axis_tkeep = Signal(intbv(1)[KEEP_WIDTH:])
m_axis_tvalid = Signal(bool(0))
m_axis_tlast = Signal(bool(0))
m_axis_tid = Signal(intbv(0)[ID_WIDTH:])
m_axis_tdest = Signal(intbv(0)[DEST_WIDTH:])
m_axis_tuser = Signal(intbv(0)[USER_WIDTH:])
s_status_overflow = Signal(bool(0))
s_status_bad_frame = Signal(bool(0))
s_status_good_frame = Signal(bool(0))
m_status_overflow = Signal(bool(0))
m_status_bad_frame = Signal(bool(0))
m_status_good_frame = Signal(bool(0))
2014-11-08 21:29:39 -08:00
# sources and sinks
source_pause = Signal(bool(0))
sink_pause = Signal(bool(0))
2016-09-12 13:38:34 -07:00
source = axis_ep.AXIStreamSource()
source_logic = source.create_logic(
s_clk,
2016-09-12 13:38:34 -07:00
async_rst,
tdata=s_axis_tdata,
tkeep=s_axis_tkeep,
tvalid=s_axis_tvalid,
tready=s_axis_tready,
tlast=s_axis_tlast,
tid=s_axis_tid,
tdest=s_axis_tdest,
tuser=s_axis_tuser,
2016-09-12 13:38:34 -07:00
pause=source_pause,
name='source'
)
sink = axis_ep.AXIStreamSink()
sink_logic = sink.create_logic(
m_clk,
2016-09-12 13:38:34 -07:00
async_rst,
tdata=m_axis_tdata,
tkeep=m_axis_tkeep,
tvalid=m_axis_tvalid,
tready=m_axis_tready,
tlast=m_axis_tlast,
tid=m_axis_tid,
tdest=m_axis_tdest,
tuser=m_axis_tuser,
2016-09-12 13:38:34 -07:00
pause=sink_pause,
name='sink'
)
2014-11-08 21:29:39 -08:00
# DUT
2016-09-12 13:38:34 -07:00
if os.system(build_cmd):
raise Exception("Error running build command")
dut = Cosimulation(
"vvp -m myhdl %s.vvp -lxt2" % testbench,
async_rst=async_rst,
s_clk=s_clk,
m_clk=m_clk,
2016-09-12 13:38:34 -07:00
current_test=current_test,
s_axis_tdata=s_axis_tdata,
s_axis_tkeep=s_axis_tkeep,
s_axis_tvalid=s_axis_tvalid,
s_axis_tready=s_axis_tready,
s_axis_tlast=s_axis_tlast,
s_axis_tid=s_axis_tid,
s_axis_tdest=s_axis_tdest,
s_axis_tuser=s_axis_tuser,
m_axis_tdata=m_axis_tdata,
m_axis_tkeep=m_axis_tkeep,
m_axis_tvalid=m_axis_tvalid,
m_axis_tready=m_axis_tready,
m_axis_tlast=m_axis_tlast,
m_axis_tid=m_axis_tid,
m_axis_tdest=m_axis_tdest,
m_axis_tuser=m_axis_tuser,
s_status_overflow=s_status_overflow,
s_status_bad_frame=s_status_bad_frame,
s_status_good_frame=s_status_good_frame,
m_status_overflow=m_status_overflow,
m_status_bad_frame=m_status_bad_frame,
m_status_good_frame=m_status_good_frame
2016-09-12 13:38:34 -07:00
)
2014-11-08 21:29:39 -08:00
@always(delay(4))
def s_clkgen():
s_clk.next = not s_clk
2014-11-08 21:29:39 -08:00
@always(delay(5))
def m_clkgen():
m_clk.next = not m_clk
2014-11-08 21:29:39 -08:00
s_status_overflow_asserted = Signal(bool(0))
s_status_bad_frame_asserted = Signal(bool(0))
s_status_good_frame_asserted = Signal(bool(0))
m_status_overflow_asserted = Signal(bool(0))
m_status_bad_frame_asserted = Signal(bool(0))
m_status_good_frame_asserted = Signal(bool(0))
@always(s_clk.posedge)
def monitor_1():
if (s_status_overflow):
s_status_overflow_asserted.next = 1
if (s_status_bad_frame):
s_status_bad_frame_asserted.next = 1
if (s_status_good_frame):
s_status_good_frame_asserted.next = 1
@always(m_clk.posedge)
def monitor_2():
if (m_status_overflow):
m_status_overflow_asserted.next = 1
if (m_status_bad_frame):
m_status_bad_frame_asserted.next = 1
if (m_status_good_frame):
m_status_good_frame_asserted.next = 1
2014-11-08 21:29:39 -08:00
@instance
def check():
yield delay(100)
yield s_clk.posedge
2015-10-08 12:52:51 -07:00
async_rst.next = 1
yield s_clk.posedge
yield s_clk.posedge
yield s_clk.posedge
2015-10-08 12:52:51 -07:00
async_rst.next = 0
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
yield delay(100)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
print("test 1: test packet")
current_test.next = 1
test_frame = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
b'\x00\x01\x02\x03\x04\x05\x06\x07\x08\x09\x0a\x0b\x0c\x0d\x0e\x0f\x10',
id=1,
dest=1
)
s_status_overflow_asserted.next = 0
s_status_bad_frame_asserted.next = 0
s_status_good_frame_asserted.next = 0
m_status_overflow_asserted.next = 0
m_status_bad_frame_asserted.next = 0
m_status_good_frame_asserted.next = 0
2016-09-12 13:38:34 -07:00
source.send(test_frame)
2014-11-08 21:29:39 -08:00
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2014-11-08 21:29:39 -08:00
assert rx_frame == test_frame
assert not s_status_overflow_asserted
assert not s_status_bad_frame_asserted
assert s_status_good_frame_asserted
assert not m_status_overflow_asserted
assert not m_status_bad_frame_asserted
assert m_status_good_frame_asserted
2014-11-08 21:29:39 -08:00
yield delay(100)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
print("test 2: longer packet")
current_test.next = 2
test_frame = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
bytearray(range(256)),
id=2,
dest=1
)
s_status_overflow_asserted.next = 0
s_status_bad_frame_asserted.next = 0
s_status_good_frame_asserted.next = 0
m_status_overflow_asserted.next = 0
m_status_bad_frame_asserted.next = 0
m_status_good_frame_asserted.next = 0
2016-09-12 13:38:34 -07:00
source.send(test_frame)
2014-11-08 21:29:39 -08:00
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2014-11-08 21:29:39 -08:00
assert rx_frame == test_frame
assert not s_status_overflow_asserted
assert not s_status_bad_frame_asserted
assert s_status_good_frame_asserted
assert not m_status_overflow_asserted
assert not m_status_bad_frame_asserted
assert m_status_good_frame_asserted
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
print("test 3: test packet with pauses")
current_test.next = 3
test_frame = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
b'\x00\x01\x02\x03\x04\x05\x06\x07\x08\x09\x0a\x0b\x0c\x0d\x0e\x0f\x10',
id=3,
dest=1
)
s_status_overflow_asserted.next = 0
s_status_bad_frame_asserted.next = 0
s_status_good_frame_asserted.next = 0
m_status_overflow_asserted.next = 0
m_status_bad_frame_asserted.next = 0
m_status_good_frame_asserted.next = 0
2016-09-12 13:38:34 -07:00
source.send(test_frame)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
yield delay(64)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
source_pause.next = True
yield delay(32)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
source_pause.next = False
yield delay(64)
yield m_clk.posedge
2014-11-08 21:29:39 -08:00
sink_pause.next = True
yield delay(32)
yield m_clk.posedge
2014-11-08 21:29:39 -08:00
sink_pause.next = False
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2014-11-08 21:29:39 -08:00
assert rx_frame == test_frame
assert not s_status_overflow_asserted
assert not s_status_bad_frame_asserted
assert s_status_good_frame_asserted
assert not m_status_overflow_asserted
assert not m_status_bad_frame_asserted
assert m_status_good_frame_asserted
2014-11-08 21:29:39 -08:00
yield delay(100)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
print("test 4: back-to-back packets")
current_test.next = 4
test_frame1 = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
b'\x01\x01\x02\x03\x04\x05\x06\x07\x08\x09\x0a\x0b\x0c\x0d\x0e\x0f\x10',
id=4,
dest=1
)
test_frame2 = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
b'\x02\x01\x02\x03\x04\x05\x06\x07\x08\x09\x0a\x0b\x0c\x0d\x0e\x0f\x10',
id=4,
dest=2
)
s_status_overflow_asserted.next = 0
s_status_bad_frame_asserted.next = 0
s_status_good_frame_asserted.next = 0
m_status_overflow_asserted.next = 0
m_status_bad_frame_asserted.next = 0
m_status_good_frame_asserted.next = 0
2016-09-12 13:38:34 -07:00
source.send(test_frame1)
source.send(test_frame2)
2014-11-08 21:29:39 -08:00
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2014-11-08 21:29:39 -08:00
assert rx_frame == test_frame1
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2014-11-08 21:29:39 -08:00
assert rx_frame == test_frame2
assert not s_status_overflow_asserted
assert not s_status_bad_frame_asserted
assert s_status_good_frame_asserted
assert not m_status_overflow_asserted
assert not m_status_bad_frame_asserted
assert m_status_good_frame_asserted
2014-11-08 21:29:39 -08:00
yield delay(100)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
print("test 5: alternate pause source")
current_test.next = 5
test_frame1 = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
b'\x01\x01\x02\x03\x04\x05\x06\x07\x08\x09\x0a\x0b\x0c\x0d\x0e\x0f\x10',
id=5,
dest=1
)
test_frame2 = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
b'\x02\x01\x02\x03\x04\x05\x06\x07\x08\x09\x0a\x0b\x0c\x0d\x0e\x0f\x10',
id=5,
dest=2
)
s_status_overflow_asserted.next = 0
s_status_bad_frame_asserted.next = 0
s_status_good_frame_asserted.next = 0
m_status_overflow_asserted.next = 0
m_status_bad_frame_asserted.next = 0
m_status_good_frame_asserted.next = 0
2016-09-12 13:38:34 -07:00
source.send(test_frame1)
source.send(test_frame2)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
while s_axis_tvalid or m_axis_tvalid:
2014-11-08 21:29:39 -08:00
source_pause.next = True
yield s_clk.posedge
yield s_clk.posedge
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
source_pause.next = False
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2014-11-08 21:29:39 -08:00
assert rx_frame == test_frame1
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2014-11-08 21:29:39 -08:00
assert rx_frame == test_frame2
assert not s_status_overflow_asserted
assert not s_status_bad_frame_asserted
assert s_status_good_frame_asserted
assert not m_status_overflow_asserted
assert not m_status_bad_frame_asserted
assert m_status_good_frame_asserted
2014-11-08 21:29:39 -08:00
yield delay(100)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
print("test 6: alternate pause sink")
current_test.next = 6
test_frame1 = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
b'\x01\x01\x02\x03\x04\x05\x06\x07\x08\x09\x0a\x0b\x0c\x0d\x0e\x0f\x10',
id=1,
dest=6
)
test_frame2 = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
b'\x02\x01\x02\x03\x04\x05\x06\x07\x08\x09\x0a\x0b\x0c\x0d\x0e\x0f\x10',
id=6,
dest=2
)
s_status_overflow_asserted.next = 0
s_status_bad_frame_asserted.next = 0
s_status_good_frame_asserted.next = 0
m_status_overflow_asserted.next = 0
m_status_bad_frame_asserted.next = 0
m_status_good_frame_asserted.next = 0
2016-09-12 13:38:34 -07:00
source.send(test_frame1)
source.send(test_frame2)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
while s_axis_tvalid or m_axis_tvalid:
2014-11-08 21:29:39 -08:00
sink_pause.next = True
yield m_clk.posedge
yield m_clk.posedge
yield m_clk.posedge
2014-11-08 21:29:39 -08:00
sink_pause.next = False
yield m_clk.posedge
2014-11-08 21:29:39 -08:00
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2014-11-08 21:29:39 -08:00
assert rx_frame == test_frame1
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2014-11-08 21:29:39 -08:00
assert rx_frame == test_frame2
assert not s_status_overflow_asserted
assert not s_status_bad_frame_asserted
assert s_status_good_frame_asserted
assert not m_status_overflow_asserted
assert not m_status_bad_frame_asserted
assert m_status_good_frame_asserted
2014-11-08 21:29:39 -08:00
yield delay(100)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
print("test 7: tuser assert")
current_test.next = 7
test_frame = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
b'\x00\x01\x02\x03\x04\x05\x06\x07\x08\x09\x0a\x0b\x0c\x0d\x0e\x0f\x10',
id=7,
dest=1,
last_cycle_user=1
)
s_status_overflow_asserted.next = 0
s_status_bad_frame_asserted.next = 0
s_status_good_frame_asserted.next = 0
m_status_overflow_asserted.next = 0
m_status_bad_frame_asserted.next = 0
m_status_good_frame_asserted.next = 0
2016-09-12 13:38:34 -07:00
source.send(test_frame)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
yield delay(1000)
2016-09-12 13:38:34 -07:00
assert sink.empty()
2014-11-08 21:29:39 -08:00
assert not s_status_overflow_asserted
assert s_status_bad_frame_asserted
assert not s_status_good_frame_asserted
assert not m_status_overflow_asserted
assert m_status_bad_frame_asserted
assert not m_status_good_frame_asserted
2014-11-08 21:29:39 -08:00
yield delay(100)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
print("test 8: single packet overflow")
current_test.next = 8
test_frame = axis_ep.AXIStreamFrame(
b'\xDA\xD1\xD2\xD3\xD4\xD5' +
b'\x5A\x51\x52\x53\x54\x55' +
b'\x80\x00' +
bytearray(range(256))*2,
id=8,
dest=1
)
s_status_overflow_asserted.next = 0
s_status_bad_frame_asserted.next = 0
s_status_good_frame_asserted.next = 0
m_status_overflow_asserted.next = 0
m_status_bad_frame_asserted.next = 0
m_status_good_frame_asserted.next = 0
2016-09-12 13:38:34 -07:00
source.send(test_frame)
yield s_clk.posedge
2014-11-08 21:29:39 -08:00
yield delay(10000)
2016-09-12 13:38:34 -07:00
assert sink.empty()
2014-11-08 21:29:39 -08:00
assert s_status_overflow_asserted
assert not s_status_bad_frame_asserted
assert not s_status_good_frame_asserted
assert m_status_overflow_asserted
assert not m_status_bad_frame_asserted
assert not m_status_good_frame_asserted
2014-11-08 21:29:39 -08:00
yield delay(100)
yield s_clk.posedge
2015-07-09 11:13:25 -07:00
print("test 9: initial sink pause")
current_test.next = 9
test_frame = axis_ep.AXIStreamFrame(
b'\x01\x02\x03',
id=9,
dest=1
)
2015-07-09 11:13:25 -07:00
sink_pause.next = 1
2016-09-12 13:38:34 -07:00
source.send(test_frame)
yield s_clk.posedge
yield s_clk.posedge
yield s_clk.posedge
yield s_clk.posedge
2015-07-09 11:13:25 -07:00
sink_pause.next = 0
2018-07-02 16:19:35 -07:00
yield sink.wait()
2016-09-12 13:38:34 -07:00
rx_frame = sink.recv()
2015-07-09 11:13:25 -07:00
assert rx_frame == test_frame
yield delay(100)
yield s_clk.posedge
2015-10-08 12:52:51 -07:00
print("test 10: initial sink pause, assert reset")
2015-07-09 11:13:25 -07:00
current_test.next = 10
test_frame = axis_ep.AXIStreamFrame(
b'\x01\x02\x03',
id=10,
dest=1
)
2015-07-09 11:13:25 -07:00
sink_pause.next = 1
2016-09-12 13:38:34 -07:00
source.send(test_frame)
yield s_clk.posedge
yield s_clk.posedge
yield s_clk.posedge
yield s_clk.posedge
2015-07-09 11:13:25 -07:00
2015-10-08 12:52:51 -07:00
async_rst.next = 1
yield s_clk.posedge
2015-10-08 12:52:51 -07:00
async_rst.next = 0
2015-07-09 11:13:25 -07:00
sink_pause.next = 0
yield delay(100)
yield m_clk.posedge
yield m_clk.posedge
yield m_clk.posedge
2015-07-09 11:13:25 -07:00
2016-09-12 13:38:34 -07:00
assert sink.empty()
2015-07-09 11:13:25 -07:00
yield delay(100)
2014-11-08 21:29:39 -08:00
raise StopSimulation
2018-06-13 22:26:10 -07:00
return instances()
2014-11-08 21:29:39 -08:00
def test_bench():
os.chdir(os.path.dirname(os.path.abspath(__file__)))
sim = Simulation(bench())
sim.run()
if __name__ == '__main__':
print("Running test...")
test_bench()