FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Simplify IFG count handling

Browse Source
This commit is contained in:
Alex Forencich 2018-11-10 17:35:31 -08:00
parent d59a0553bd
commit 0159376cda
1 changed files with 5 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
tb/xgmii_ep.py
View File

@ -186,12 +186,6 @@ class XGMIISource(object):
if name is not None:
print("[%s] Sending frame %s" % (name, repr(frame)))
if ifg_cnt >= 4:
deficit_idle_cnt = ifg_cnt - 4
else:
deficit_idle_cnt = ifg_cnt
ifg_cnt = 0
assert len(dl) > 0
assert dl[0] == 0x55
dl[0] = 0xfb
@ -201,11 +195,15 @@ class XGMIISource(object):
d = 0
c = 0
if ifg_cnt > 0:
if bw == 8 and ifg_cnt >= 4:
ifg_cnt = max(ifg_cnt-4, 0)
k = 4
d = 0x07070707
c = 0xf
deficit_idle_cnt = ifg_cnt
ifg_cnt = 0
for i in range(k,bw):
if len(dl) > 0:
d |= dl.pop(0) << (8*i)