FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Update for compatibility with older version of Python

Browse Source
This commit is contained in:
Alex Forencich 2015-07-09 11:25:49 -07:00
parent 516c50d786
commit 04e4ccc517
9 changed files with 18 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/axis_arb_mux.py
View File

@ -13,7 +13,7 @@ Usage: axis_arb_mux [OPTION]...
import io
import sys
import getopt
from math import *
import math
from jinja2 import Template
class Usage(Exception):
@ -66,7 +66,7 @@ def main(argv=None):
print("Generating {0} port AXI Stream arbitrated mux {1}...".format(ports, name))
select_width = ceil(log2(ports))
select_width = int(math.ceil(math.log(ports, 2)))
t = Template(u"""/*

4
rtl/axis_arb_mux_64.py
View File

@ -13,7 +13,7 @@ Usage: axis_arb_mux_64 [OPTION]...
import io
import sys
import getopt
from math import *
import math
from jinja2 import Template
class Usage(Exception):
@ -66,7 +66,7 @@ def main(argv=None):
print("Generating {0} port AXI Stream arbitrated mux {1}...".format(ports, name))
select_width = ceil(log2(ports))
select_width = int(math.ceil(math.log(ports, 2)))
t = Template(u"""/*

4
rtl/axis_crosspoint.py
View File

@ -13,7 +13,7 @@ Usage: axis_crosspoint [OPTION]...
import io
import sys
import getopt
from math import *
import math
from jinja2 import Template
class Usage(Exception):
@ -66,7 +66,7 @@ def main(argv=None):
print("Generating {0} port AXI Stream crosspoint {1}...".format(ports, name))
select_width = ceil(log2(ports))
select_width = int(math.ceil(math.log(ports, 2)))
t = Template(u"""/*

4
rtl/axis_crosspoint_64.py
View File

@ -13,7 +13,7 @@ Usage: axis_crosspoint_64 [OPTION]...
import io
import sys
import getopt
from math import *
import math
from jinja2 import Template
class Usage(Exception):
@ -66,7 +66,7 @@ def main(argv=None):
print("Generating {0} port AXI Stream crosspoint {1}...".format(ports, name))
select_width = ceil(log2(ports))
select_width = int(math.ceil(math.log(ports, 2)))
t = Template(u"""/*

4
rtl/axis_demux.py
View File

@ -13,7 +13,7 @@ Usage: axis_demux [OPTION]...
import io
import sys
import getopt
from math import *
import math
from jinja2 import Template
class Usage(Exception):
@ -66,7 +66,7 @@ def main(argv=None):
print("Generating {0} port AXI Stream demux {1}...".format(ports, name))
select_width = ceil(log2(ports))
select_width = int(math.ceil(math.log(ports, 2)))
t = Template(u"""/*

4
rtl/axis_demux_64.py
View File

@ -13,7 +13,7 @@ Usage: axis_demux_64 [OPTION]...
import io
import sys
import getopt
from math import *
import math
from jinja2 import Template
class Usage(Exception):
@ -66,7 +66,7 @@ def main(argv=None):
print("Generating {0} port AXI Stream demux {1}...".format(ports, name))
select_width = ceil(log2(ports))
select_width = int(math.ceil(math.log(ports, 2)))
t = Template(u"""/*

4
rtl/axis_frame_join.py
View File

@ -13,7 +13,7 @@ Usage: axis_frame_join [OPTION]...
import io
import sys
import getopt
from math import *
import math
from jinja2 import Template
class Usage(Exception):
@ -66,7 +66,7 @@ def main(argv=None):
print("Generating {0} port AXI Stream frame joiner {1}...".format(ports, name))
select_width = ceil(log2(ports))
select_width = int(math.ceil(math.log(ports, 2)))
t = Template(u"""/*

4
rtl/axis_mux.py
View File

@ -13,7 +13,7 @@ Usage: axis_mux [OPTION]...
import io
import sys
import getopt
from math import *
import math
from jinja2 import Template
class Usage(Exception):
@ -66,7 +66,7 @@ def main(argv=None):
print("Generating {0} port AXI Stream mux {1}...".format(ports, name))
select_width = ceil(log2(ports))
select_width = int(math.ceil(math.log(ports, 2)))
t = Template(u"""/*

4
rtl/axis_mux_64.py
View File

@ -13,7 +13,7 @@ Usage: axis_mux_64 [OPTION]...
import io
import sys
import getopt
from math import *
import math
from jinja2 import Template
class Usage(Exception):
@ -66,7 +66,7 @@ def main(argv=None):
print("Generating {0} port AXI Stream mux {1}...".format(ports, name))
select_width = ceil(log2(ports))
select_width = int(math.ceil(math.log(ports, 2)))
t = Template(u"""/*