FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Handle out-of-range select as drop

Browse Source
This commit is contained in:
Alex Forencich 2021-11-24 14:58:16 -08:00
parent f40e68350c
commit 150d5ad04e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/axis_demux.v
View File

@ -132,7 +132,7 @@ always @* begin
if (!frame_reg && s_axis_tvalid && s_axis_tready) begin
// start of frame, grab select value
select_ctl = select;
drop_ctl = drop;
drop_ctl = drop || select >= M_COUNT;
frame_ctl = 1'b1;
if (!(s_axis_tready && s_axis_tvalid && s_axis_tlast)) begin
select_next = select_ctl;