FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Update programming commands

Browse Source
This commit is contained in:
Alex Forencich 2019-06-26 20:17:45 -07:00
parent 963a8f7459
commit 15b3aaf2e7
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
example/ExaNIC_X10/fpga/fpga/Makefile
View File

@ -60,9 +60,9 @@ program: $(FPGA_TOP).bit
echo "connect_hw_server" >> program.tcl echo "connect_hw_server" >> program.tcl
echo "open_hw_target" >> program.tcl echo "open_hw_target" >> program.tcl
echo "current_hw_device [lindex [get_hw_devices] 0]" >> program.tcl echo "current_hw_device [lindex [get_hw_devices] 0]" >> program.tcl
echo "refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]" >> program.tcl echo "refresh_hw_device -update_hw_probes false [current_hw_device]" >> program.tcl
echo "set_property PROGRAM.FILE {$(FPGA_TOP).bit} [lindex [get_hw_devices] 0]" >> program.tcl echo "set_property PROGRAM.FILE {$(FPGA_TOP).bit} [current_hw_device]" >> program.tcl
echo "program_hw_devices [lindex [get_hw_devices] 0]" >> program.tcl echo "program_hw_devices [current_hw_device]" >> program.tcl
echo "exit" >> program.tcl echo "exit" >> program.tcl
vivado -mode batch -source program.tcl vivado -mode batch -source program.tcl

6
example/KC705/fpga_gmii/fpga/Makefile
View File

@ -57,9 +57,9 @@ program: $(FPGA_TOP).bit
echo "connect_hw_server" >> program.tcl echo "connect_hw_server" >> program.tcl
echo "open_hw_target" >> program.tcl echo "open_hw_target" >> program.tcl
echo "current_hw_device [lindex [get_hw_devices] 0]" >> program.tcl echo "current_hw_device [lindex [get_hw_devices] 0]" >> program.tcl
echo "refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]" >> program.tcl echo "refresh_hw_device -update_hw_probes false [current_hw_device]" >> program.tcl
echo "set_property PROGRAM.FILE {$(FPGA_TOP).bit} [lindex [get_hw_devices] 0]" >> program.tcl echo "set_property PROGRAM.FILE {$(FPGA_TOP).bit} [current_hw_device]" >> program.tcl
echo "program_hw_devices [lindex [get_hw_devices] 0]" >> program.tcl echo "program_hw_devices [current_hw_device]" >> program.tcl
echo "exit" >> program.tcl echo "exit" >> program.tcl
vivado -mode batch -source program.tcl vivado -mode batch -source program.tcl