FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Add missing initialize

Browse Source
This commit is contained in:
Alex Forencich 2015-05-16 22:32:02 -07:00
parent ec95a6055d
commit 15edfa0f85
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
rtl/eth_mac_10g_tx.v
View File

@ -303,6 +303,7 @@ always @* begin
frame_ptr_next = frame_ptr_reg;
ifg_count_next = ifg_count_reg;
deficit_idle_count_next = deficit_idle_count_reg;
last_cycle_txd_next = last_cycle_txd_reg;
last_cycle_txc_next = last_cycle_txc_reg;