FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Default FIFO size at least 2 MTU (3000 bytes)

Browse Source
This commit is contained in:
Alex Forencich 2015-05-08 01:44:55 -07:00
parent 6a012c992b
commit 16fec34ddc
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/eth_mac_1g_fifo.v
View File

@ -33,8 +33,8 @@ module eth_mac_1g_fifo #
(
parameter ENABLE_PADDING = 1,
parameter MIN_FRAME_LENGTH = 64,
parameter TX_FIFO_ADDR_WIDTH = 9,
parameter RX_FIFO_ADDR_WIDTH = 9
parameter TX_FIFO_ADDR_WIDTH = 12,
parameter RX_FIFO_ADDR_WIDTH = 12
)
(
input wire rx_clk,