FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Unconditionally wait at least one delta cycle

Browse Source
This commit is contained in:
Alex Forencich 2019-07-16 00:30:19 -07:00
parent ced2df141c
commit 1d5a4db0d5
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
tb/axis_ep.py
View File

@ -409,6 +409,7 @@ class AXIStreamSink(object):
return not self.active
def wait(self, timeout=0):
yield delay(0)
if self.queue:
return
if timeout:

1
tb/ll_ep.py
View File

@ -114,6 +114,7 @@ class LocalLinkSink(object):
return not self.queue
def wait(self, timeout=0):
yield delay(0)
if self.queue:
return
if timeout: