FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Remove unreachable code

Browse Source
This commit is contained in:
Alex Forencich 2019-01-16 13:26:14 -08:00
parent bf94ef56b8
commit 32d889b20d
1 changed files with 1 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
rtl/axis_xgmii_rx_32.v
View File

@ -353,12 +353,7 @@ always @* begin
error_bad_fcs_next = 1'b1;
end
if (xgmii_rxc_d1[0] && xgmii_rxd_d1[7:0] == XGMII_START) begin
// start condition
state_next = STATE_PAYLOAD;
end else begin
state_next = STATE_IDLE;
end
state_next = STATE_IDLE;
end
endcase
end