FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Update package versions

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2022-09-07 19:58:22 -07:00
parent 40acee1bc5
commit 3743b0bcf6
1 changed files with 8 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
tox.ini
View File

@ -11,15 +11,16 @@ python =
[testenv]
deps =
pytest == 6.2.5
pytest-xdist == 2.4.0
pytest-split == 0.4.0
cocotb == 1.6.1
cocotb-test == 0.2.1
cocotbext-axi == 0.1.16
pytest == 7.1.3
pytest-xdist == 2.5.0
pytest-split == 0.8.0
cocotb == 1.7.0
cocotb-bus == 0.2.1
cocotb-test == 0.2.2
cocotbext-axi == 0.1.18
cocotbext-eth == 0.1.18
scapy == 2.4.5
jinja2 == 3.0.3
jinja2 == 3.1.2
commands =
pytest -n auto {posargs}