FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Add short packet tests

Browse Source
This commit is contained in:
Alex Forencich 2019-03-26 16:39:31 -07:00
parent 88badf13f0
commit 3920b2801e
8 changed files with 168 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
tb/test_axis_async_fifo.py
View File

@ -500,6 +500,27 @@ def bench():
yield delay(100)
yield s_clk.posedge
print("test 11: many small packets")
current_test.next = 11
test_frame = axis_ep.AXIStreamFrame(
b'\xAA',
id=11,
dest=1
)
for k in range(64):
source.send(test_frame)
for k in range(64):
yield sink.wait()
rx_frame = sink.recv()
assert rx_frame == test_frame
yield delay(100)
raise StopSimulation
return instances()

21
tb/test_axis_async_fifo_64.py
View File

@ -500,6 +500,27 @@ def bench():
yield delay(100)
yield s_clk.posedge
print("test 11: many small packets")
current_test.next = 11
test_frame = axis_ep.AXIStreamFrame(
b'\xAA',
id=11,
dest=1
)
for k in range(64):
source.send(test_frame)
for k in range(64):
yield sink.wait()
rx_frame = sink.recv()
assert rx_frame == test_frame
yield delay(100)
raise StopSimulation
return instances()

21
tb/test_axis_async_frame_fifo.py
View File

@ -668,6 +668,27 @@ def bench():
yield delay(100)
yield s_clk.posedge
print("test 12: many small packets")
current_test.next = 12
test_frame = axis_ep.AXIStreamFrame(
b'\xAA',
id=12,
dest=1
)
for k in range(64):
source.send(test_frame)
for k in range(64):
yield sink.wait()
rx_frame = sink.recv()
assert rx_frame == test_frame
yield delay(100)
raise StopSimulation
return instances()

21
tb/test_axis_async_frame_fifo_64.py
View File

@ -668,6 +668,27 @@ def bench():
yield delay(100)
yield s_clk.posedge
print("test 12: many small packets")
current_test.next = 12
test_frame = axis_ep.AXIStreamFrame(
b'\xAA',
id=12,
dest=1
)
for k in range(64):
source.send(test_frame)
for k in range(64):
yield sink.wait()
rx_frame = sink.recv()
assert rx_frame == test_frame
yield delay(100)
raise StopSimulation
return instances()

21
tb/test_axis_fifo.py
View File

@ -489,6 +489,27 @@ def bench():
yield delay(100)
yield clk.posedge
print("test 11: many small packets")
current_test.next = 11
test_frame = axis_ep.AXIStreamFrame(
b'\xAA',
id=11,
dest=1
)
for k in range(64):
source.send(test_frame)
for k in range(64):
yield sink.wait()
rx_frame = sink.recv()
assert rx_frame == test_frame
yield delay(100)
raise StopSimulation
return instances()

21
tb/test_axis_fifo_64.py
View File

@ -489,6 +489,27 @@ def bench():
yield delay(100)
yield clk.posedge
print("test 11: many small packets")
current_test.next = 11
test_frame = axis_ep.AXIStreamFrame(
b'\xAA',
id=11,
dest=1
)
for k in range(64):
source.send(test_frame)
for k in range(64):
yield sink.wait()
rx_frame = sink.recv()
assert rx_frame == test_frame
yield delay(100)
raise StopSimulation
return instances()

21
tb/test_axis_frame_fifo.py
View File

@ -594,6 +594,27 @@ def bench():
yield delay(100)
yield clk.posedge
print("test 12: many small packets")
current_test.next = 12
test_frame = axis_ep.AXIStreamFrame(
b'\xAA',
id=12,
dest=1
)
for k in range(64):
source.send(test_frame)
for k in range(64):
yield sink.wait()
rx_frame = sink.recv()
assert rx_frame == test_frame
yield delay(100)
raise StopSimulation
return instances()

21
tb/test_axis_frame_fifo_64.py
View File

@ -594,6 +594,27 @@ def bench():
yield delay(100)
yield clk.posedge
print("test 12: many small packets")
current_test.next = 12
test_frame = axis_ep.AXIStreamFrame(
b'\xAA',
id=12,
dest=1
)
for k in range(64):
source.send(test_frame)
for k in range(64):
yield sink.wait()
rx_frame = sink.recv()
assert rx_frame == test_frame
yield delay(100)
raise StopSimulation
return instances()