FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity

Use extend instead of for loop

Browse Source
This commit is contained in:
Alex Forencich 2017-05-18 13:35:42 -07:00
parent aebe0549dd
commit 3b0cfbbfed
2 changed files with 4 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
tb/test_axis_cobs_decode.py
View File

@ -90,9 +90,8 @@ def cobs_decode(block):
i += 1 i += 1
if i+code-1 > len(block): if i+code-1 > len(block):
return None return None
for k in range(code-1): dec.extend(block[i:i+code-1])
dec.append(block[i]) i += code-1
i += 1
if code < 255 and i < len(block): if code < 255 and i < len(block):
dec.append(0) dec.append(0)

5
tb/test_axis_cobs_encode.py
View File

@ -91,9 +91,8 @@ def cobs_decode(block):
i += 1 i += 1
if i+code-1 > len(block): if i+code-1 > len(block):
return None return None
for k in range(code-1): dec.extend(block[i:i+code-1])
dec.append(block[i]) i += code-1
i += 1
if code < 255 and i < len(block): if code < 255 and i < len(block):
dec.append(0) dec.append(0)