FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Add block names

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2022-05-16 18:51:27 -07:00
parent 77617167fa
commit 4676296c49
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/eth_mac_10g_fifo.v
View File

@ -221,7 +221,7 @@ end
// PTP timestamping
generate
if (TX_PTP_TS_ENABLE) begin
if (TX_PTP_TS_ENABLE) begin : tx_ptp
ptp_clock_cdc #(
.TS_WIDTH(PTP_TS_WIDTH),
@ -298,7 +298,7 @@ end else begin
end
if (RX_PTP_TS_ENABLE) begin
if (RX_PTP_TS_ENABLE) begin : rx_ptp
ptp_clock_cdc #(
.TS_WIDTH(PTP_TS_WIDTH),

4
rtl/eth_mac_phy_10g_fifo.v
View File

@ -241,7 +241,7 @@ end
// PTP timestamping
generate
if (TX_PTP_TS_ENABLE) begin
if (TX_PTP_TS_ENABLE) begin : tx_ptp
ptp_clock_cdc #(
.TS_WIDTH(PTP_TS_WIDTH),
@ -318,7 +318,7 @@ end else begin
end
if (RX_PTP_TS_ENABLE) begin
if (RX_PTP_TS_ENABLE) begin : rx_ptp
ptp_clock_cdc #(
.TS_WIDTH(PTP_TS_WIDTH),