FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Unconditional increment length

Browse Source
This commit is contained in:
Alex Forencich 2015-10-20 16:04:47 -07:00
parent 2a59c7db1c
commit 475f897a31
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
rtl/eth_mac_10g_tx.v
View File

@ -355,6 +355,8 @@ always @* begin
update_crc = 1;
input_axis_tready_next = 1;
frame_ptr_next = frame_ptr_reg + 8;
xgmii_txd_next = input_tdata_reg;
xgmii_txc_next = 8'b00000000;
@ -362,7 +364,6 @@ always @* begin
input_tkeep_next = input_axis_tkeep;
if (input_axis_tvalid) begin
frame_ptr_next = frame_ptr_reg + 8;
if (input_axis_tlast) begin
frame_ptr_next = frame_ptr_reg + keep2count(input_axis_tkeep);
input_axis_tready_next = 0;