FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Pass parameters to model

Browse Source
This commit is contained in:
Alex Forencich 2019-07-18 22:51:54 -07:00
parent 8cb0a5e06e
commit 4e49dbcf3d
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tb/test_ptp_clock_cdc_64.py
View File

@ -72,7 +72,7 @@ def bench():
output_pps = Signal(bool(0))
# PTP clock
ptp_clock = ptp.PtpClock()
ptp_clock = ptp.PtpClock(period_ns=INPUT_PERIOD_NS, period_fns=INPUT_PERIOD_FNS)
ptp_logic = ptp_clock.create_logic(
input_clk,

2
tb/test_ptp_clock_cdc_96.py
View File

@ -72,7 +72,7 @@ def bench():
output_pps = Signal(bool(0))
# PTP clock
ptp_clock = ptp.PtpClock()
ptp_clock = ptp.PtpClock(period_ns=INPUT_PERIOD_NS, period_fns=INPUT_PERIOD_FNS)
ptp_logic = ptp_clock.create_logic(
input_clk,